Already a member? Log in

Sign up with your...

or

Sign Up with your email address

Add Tags

Duplicate Tags

Rename Tags

Share This URL With Others!

Save Link

Sign in

Sign Up with your email address

Sign up

By clicking the button, you agree to the Terms & Conditions.

Forgot Password?

Please enter your username below and press the send button.
A password reset link will be sent to you.

If you are unable to access the email address originally associated with your Delicious account, we recommend creating a new account.

Links 1 through 10 of 98 by Ken Robson tagged hardware

By placing your algorithms in logic

Implement custom algorithms in logic.
Compute using programmable hardware.
Leverage the low cost of open hardware platforms.

Share It With Others!

We describe the Solaris error-handling philosophy for generic (or "architectural") machine-check architecture (MCA) errors and for vendor-common machine-specific (non-architectural) extensions. This will be implemented in an upcoming putback to Nevada, and backported aiming for Solaris 10 Update 5.

 In [Intel_vol3A] and [AMD_vol2] a generic machine-check architecture is described. This provides for a generic means of discovering and enabling the error-detector banks of a processor, and for collecting error telemetry from these banks and interpreting the impact of the observed error - whether processor context is corrupt etc. We will treat [Intel_vol3A] as the specification for the MCA since it nicely separates what is architectural (defined and available as part of the MCA) and what is model-specific. Between [AMD_vol2] and various model-specific AMD BKDG (Bios & Kernel Developer's Guide) volumes one can see that the AMD MCA implementations do adhere to the Intel architectural aspects

Share It With Others!

ost of my readers will understand that cache is a fast but small type of memory that stores recently accessed memory locations.  This description is reasonably accurate, but the “boring” details of how processor caches work can help a lot when trying to understand program performance.

Share It With Others!

FPGAs and microprocessors are more similar than you may think. Here's a primer on how to program an FPGA and some reasons why you'd want to.

Share It With Others!

FPGAs enable everyone to be a chip designer. This installment shows how to design the bus interface for a generic peripheral chip.

Share It With Others!

CUDA lets you work with familiar programming concepts while developing software that can run on a GPU

Share It With Others!

In comparison to S/390, typical UNIX servers are relatively good at at handling processor-intensive
workloads, but are relatively poor in I/O bandwidth capability.
In most Unix and NT systems, I/O traffic must compete with other data traffic within the

Share It With Others!

For digital signalling, a data source, which may be either or digital or analog, is encoded
into a digital signal. The actual form of the digital signal depends on the encoding
technique, and its chosen to optimise use of the transmission medium. For

Share It With Others!

Understanding processor utilization is important for performance analysis and capacity planning. With the launch of UltraSPARC T2 based servers I would like to revisit the topic of core utilization.

As we have seen earlier, for a Chip Multi Threaded (CMT

Share It With Others!

There is a nice utility to monitor hard drive temperature. Most modern x86 computer hard disk comes with S.M.A.R.T (Self-Monitoring, Analysis, and Reporting Technology). It is a monitoring system for computer hard disks to detect and report on various ind

Share It With Others!